SRAM cell with dynamic split ground and split wordline

ABSTRACT

An SRAM cell with dynamic split ground (GND) and split wordline (WL) for extreme scaling is disclosed. The memory cell includes a first access transistor enabled by a first wordline to control access to cross coupled inverters by a first bitline. The memory cell further includes a second access transistor enabled by a second wordline to control access to the cross coupled inverters by a second bitline. The memory cell further includes a split ground line comprising a first ground line (GNDL) separated from a second ground line (GNDR). The GNDL is connected to a transistor of a first inverter of the cross coupled inverters and the GNDR is connected to a first transistor of a second inverter of the cross coupled inverters.

FIELD OF THE INVENTION

The invention relates to semiconductor structures and, more particularly, to an SRAM cell with dynamic split ground (GND) and split wordline (WL) for extreme scaling.

BACKGROUND

Due to the increased portion of Static Random Access Memory (SRAM) arrays in the total chip area of modern chips, device dimensions in SRAM must be continuously scaled. However, SRAM stability degrades rapidly with scaled devices. Various methods have been employed to maintain stability but generally at the cost of performance, density and design assist overhead. For example, one approach is to use asymmetric SRAM cells to improve stability with one-sided sensing. In this approach, the wordline is split into a wordline left (WL) and a wordline right (WR). The SRAM can be read on one side only with either the WR or the WL. In this way, during read operation only the word line of the sensing side is activated.

Although stability can be enhanced with asymmetric designs, the SRAM cell is not useful for differential sensing. That is, the SRAM cell is not useful for SRAM designs with standard differential sensing from a bitline left (BL) and a bitline right (BR). Asymmetric designs also impose undesirable constraints on the SRAM applications. For example, the bit line on one side cannot be used as a 2nd read port. This effectively slows down the read/write operations. Also, the SRAM cell cannot serves as standard cell type where the asymmetric stability is not needed. Power down scheme in low power applications gets more complicated or compromised.

SUMMARY

In an aspect of the invention, a memory cell comprises a first access transistor enabled by a first wordline to control access to cross coupled inverters by a first bitline. The memory cell further comprises a second access transistor enabled by a second wordline to control access to the cross coupled inverters by a second bitline. The memory cell further comprises a split ground line comprising a first ground line (GNDL) separated from a second ground line (GNDR). The GNDL is connected to a transistor of a first inverter of the cross coupled inverters and the GNDR is connected to a first transistor of a second inverter of the cross coupled inverters.

In an aspect of the invention, a memory cell comprises: cross coupled inverters comprising PFETs and NFETs; a bitline left (BL) which accesses a first inverter of cross coupled inverters by enabling a first access transistor; a bitline right (BR) which accesses a second inverter of the cross coupled inverters by enabling a second access transistor; a wordline left (WL) with enables the first access transistor; a wordline right (WR) which enables the second access transistor; and a split vertical ground line comprising a first vertical ground line (GNDL) separated from a second vertical ground line (GNDR), the GNDL is connected to the first inverter of the cross coupled inverters and the GNDR is connected to the second inverter of the cross coupled inverters.

In an aspect of the invention, read operation of a memory cell comprises enabling a first transistor of an asymmetric memory cell to allow access of a first bitline to a storage cell, while raising or lowering a vertical ground line of two separated ground lines connected to transistors of the storage cell above or below ground, GND.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The present invention is described in the detailed description which follows, in reference to the noted plurality of drawings by way of non-limiting examples of exemplary embodiments of the present invention.

FIG. 1 shows an SRAM cell in accordance with aspects of the present invention;

FIG. 2 shows a performance graph comparing the SRAM cell designs of the present invention to a conventional asymmetric SRAM;

FIG. 3 shows a table of extended exploitation of split GND for SRAM scaling; and

FIG. 4 shows the impact of the SRAM cell design of the present invention to data retention margins (DRM).

DETAILED DESCRIPTION

The invention relates to semiconductor structures and, more particularly, to an SRAM cell with dynamic split ground (GND) and split wordline (WL) for extreme scaling. In embodiments, the SRAM cell design includes separate vertical SRAM GND buses, e.g., GND left (GNDL) and GND right (GNDR). Advantageously, the SRAM cell of the present invention thus provides increased stability gain for asymmetric devices, while also allowing for differential sensing.

In operation, GNDL and GNDR can be dynamically shifted to enhance stability of the asymmetric device, depending on the read side of the cell. For example, GNDL can be shifted upwards, e.g., increase voltage above GND, while the sensing is on bitline right (BR); whereas, GNDR can be shifted upwards, e.g., increase voltage above GND, while sensing is on the bitline left (BL). Also, advantageously, both BL and BR can serve for 1-sided sensing, besides serving for more effective write operation. Moreover, for less demanding SRAM arrays where stability assist is not needed, setting GNDL=GNDR=0 allows standard SRAM operations such as differential sensing and global power down. Extended enhancement on writability and power/performance also becomes available with different GND shift patterns, implemented with the SRAM cell design of the present invention. Thus, in SRAM with fast NFET for quick access or with high bit line loading for array layout efficiency stability is enhanced with dynamic split GND.

The SRAM cells of the present invention can be manufactured in a number of ways using a number of different tools. In general, though, the methodologies and tools are used to form structures with dimensions in the micrometer and nanometer scale. The methodologies, i.e., technologies, employed to manufacture the SRAM cells of the present invention have been adopted from integrated circuit (IC) technology. For example, the structures of the present invention are built on wafers and are realized in films of material patterned by photolithographic processes on the top of a wafer. In particular, the fabrication of the SRAM cells of the present invention uses three basic building blocks: (i) deposition of thin films of material on a substrate, (ii) applying a patterned mask on top of the films by photolithographic imaging, and (iii) etching the films selectively to the mask.

FIG. 1 shows an asymmetric SRAM cell in accordance with aspects of the present invention. In embodiments, the asymmetric SRAM cell 10 includes a bitline right BR and bitline left BL, in addition to a wordline right WR and a wordline left WL. The asymmetric SRAM 10 further includes two cross-coupled inverters 15, comprising four transistors P0, P1, N0 and N1; although more transistors per bit for multi-port applications are also contemplated by the present invention. In this example embodiment, the transistors P0, P1 are PFETs and the transistors N0, N1 are NFETs.

The asymmetric SRAM 10 further includes access transistors T0 and T1. The access transistors T0 and T1 serve to control the access to the storage cell, e.g., cross-coupled inverters 15, during read and write operations. For example, access to the storage cell 15 is enabled by the word lines WL and/or WR, which controls the respective access transistors T0 and T1 which, in turn, control whether the storage cell 15 should be connected to (e.g., accessed by) the respective bit lines BL and BR. Thus, as should be understood by those of skill in the art, the access transistors T0 and T1 are used to transfer data for both read and write operations.

CL is the node across T0 from BL and CR is the node across T1 from BR. During global reset of memory array to zero state, the GNDL is raised to Vdd to pull down CR and push up CL. During global set of memory array to one state, the GNDR is raised to Vdd to pull down the CL and push up the CR. During global set/reset of specific columns of memory array to specific zero state and one state, the GNDL of specific columns are raised to Vdd, and the GNDR of other specific columns are raised to Vdd.

The asymmetric SRAM 10 further includes a vertical split ground line, e.g., GNDL and GNDR. In embodiments, the ground line GNDL is connected directly to transistor N0 on the left side of the asymmetric SRAM 10; that is, the ground line GNDL is isolated from transistor N1 on the right side of the asymmetric SRAM 10. In contrast, the ground line GNDR is connected directly to transistor N1 on the right side of the asymmetric SRAM 10; that is, the ground line GNDR is isolated from transistor N0 on the left side of the asymmetric SRAM 10. Thus, the vertical GND lines (GNDR and GNDL) are kept separate; instead of being strapped together as in conventional SRAM cells.

In embodiments, the SRAM cell 10 has three different operating modes or states: standby mode, reading mode and writing mode. In standby mode, the SRAM cell 10 is idle; whereas, in reading mode, the data are read out and in writing mode, the contents of the cell are updated. By implementing the designs of the present invention, e.g., vertical split ground lines GNDL and GNDR, the SRAM cell 10 of the present invention provides the necessary “stability” and “write-ability” which had been diminishing in conventional SRAM cells of scaled down dimensions.

In operation during read access for bitline BL, the wordline WL is raised to bring down the bitline BL for sensing. In one embodiment, the GNDL is lowered by about 10% of Vdd below common ground, GND. In further embodiment, GNDR can be simultaneously raised above common ground GND by about 10% of Vdd to minimize read disturb.

Similarly, in operation during read access for bitline BR, the wordline WR is raised to bring down the bitline BR. Also, GNDR is lowered below common GND to help sensing. In further embodiment, the GNDL can be simultaneously raised by about 10% of Vdd above common GND to minimize read disturb.

In SRAM cells with less demand on stability, GNDL and GNDR are kept common, e.g., GNDL=GNDR=0, as in conventional designs with standard differential sensing and bit column control circuitry. Accordingly, in this way the asymmetric design of the SRAM cell 10 allows for differential signaling, which makes small voltage swings more easily detectable. Also, in embodiments, two (2) read port operations with GND shift assist are still available if the same row of cells is not accessed in the same cycle or if the access assist for reading or writing of one side does not ruin or degrade the access of the other side.

In split GND schemes as contemplated by the present invention, further improvement of margins, performance, and power are accomplished with different combinations of GNDL/GNDR shifts. For example, FIG. 2 shows a graph of stability of the SRAM cell designs with a shift of GNDL. In this graph, the y-axis represents sigma (of Access Disturb Margin (ADM)) and the x-axis is supply voltage. As shown in this graph, when GNDL=GNDR=0, the sigma is about 4.0, which is below the required stability at 6.0 σ (sigma) for a possible failure rate around 1 part per billion. However, when GNDL is about 10% of Vdd (Vcs) above GND, the stability of the cell increases to above 6 σ for low Vdd application around 0.61V. Accordingly, even a GND shift of approximately 10% Vdd will improve Access Disturb Margin (ADM) by approximately 2.0 σ. The scaled down SRAM cells to be discarded for poor operation margins can thus be revived with robust operation margins by the split GND arrangement. ADM further increases when GNDL is raised with 15%-20% of Vdd above common ground GND before hitting the lower bound of the transient DRM (data retention margin) of all cells along the selected columns. With a split GND assist design (e.g., GNDL, GNDR), ADM degradation from extreme scaling no longer constraints SRAM applications when split GNDL or GNDR voltage can be independently adjusted around the common ground GND.

FIG. 3 shows a table of extended exploitation of split GND for SRAM scaling. As shown in FIG. 3, the split GND design of the present invention provides very efficient write assist when the cell GNDL or GNDR is elevated above the bit line down level 0 (referred as elevated GND assist). There is further power saving when the standby cell Vdd is at an elevated GND (e.g., GNDH). In this representation, GNDH is elevated to about 10-15% of Vdd above GND. Also, as shown in the table of FIG. 3, stability assist and write assist are provided with small voltage shift of GNDL or GNDR relative to common GND. Write0 refers to pulling down CR and pushing up CL, where CR is the cell node on the right side and CL is the cell node on the left side. Write operation is assumed to be done with complementary input on BL and BR from activation of both WL and WR. Single port write is also made feasible with complementary GND shift of GNDL and GNDR in this split GND construct. Column GND shift assist would be more convenient if it can be applied to whole row of cells for simpler circuitry of column select.

FIG. 4 shows a table of the impact of the split GND design of the present invention on DRM (Data Retention Margin). As shown in FIG. 4, there is negligible impact of DRM on a cell within the same column when GNDR GNDL when the operation voltage is around 0.6 V or higher.

The method(s) as described above is used in the fabrication of integrated circuit chips with SRAM cells. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein. 

What is claimed:
 1. A memory cell, comprising: a first access transistor enabled by a first wordline to control access to cross coupled inverters by a first bitline; a second access transistor enabled by a second wordline to control access to the cross coupled inverters by a second bitline; and a split ground line comprising a first ground line (GNDL) separated from a second ground line (GNDR), the GNDL being connected to a transistor of a first inverter of the cross coupled inverters and the GNDR being connected to a first transistor of a second inverter of the cross coupled inverters, wherein during read access for the second bitline, the GNDL is raised by about 10% of Vdd above GND and/or GNDR is lowered by about 10% of Vdd below GND.
 2. The memory cell of claim 1, wherein the GNDR and the GNDL are not strapped together.
 3. The memory cell of claim 1, wherein: the transistor of the first inverter and the transistor of the second inverter are NFETs; the GNDL is connected directly to the NFET of the first inverter; and the GNDR is connected directly to the NFET of the second inverter.
 4. The memory cell of claim 3, wherein the first inverter and the second inverter further comprise PFETs.
 5. The memory cell of claim 3, wherein the GNDL and GNDR are separate vertical ground lines.
 6. The memory cell of claim 1, wherein GNDL and GNDR are kept common.
 7. The memory cell of claim 1, wherein the GNDR and GNDL allow for differential signaling.
 8. The memory cell of claim 1, wherein during read access of the second bitline on bitline right (BR), the GNDL is raised by about 10% of Vdd above a common ground GND and/or GNDR is lowered by about 10% of Vdd below the common ground GND.
 9. A memory cell, comprising: a first access transistor enabled by a first wordline to control access to cross coupled inverters by a first bitline; a second access transistor enabled by a second wordline to control access to the cross coupled inverters by a second bitline; and a split ground line comprising a first ground line (GNDL) separated from a second ground line (GNDR), the GNDL being connected to a transistor of a first inverter of the cross coupled inverters and the GNDR being connected to a first transistor of a second inverter of the cross coupled inverters, wherein during the read access of the first bitline on BL, the GNDL is lowered by about 10% of Vdd below common ground GND and/or GNDR is raised about 10% of Vdd above GND.
 10. A memory cell, comprising: cross coupled inverters comprising PFETs and NFETs; a bitline left (BL) which accesses a first inverter of cross coupled inverters by enabling a first access transistor; a bitline (BR) which accesses a second inverter of the cross coupled inverters by enabling a second access transistor; a wordline left (WL) with enables the first access transistor; a wordline (WR) which enables the second access transistor; and a split vertical ground line comprising a first vertical line (GNDL) separated from a second vertical ground line (GNDR), the GNDL being connected to the first inverter of the cross coupled inverters and the GNDR being connected to the second inverter of the cross coupled inverters, wherein during read access of a bitline on BR, GNDL is raised by about 10% of Vdd above a common ground and/or GNDR is lowered by about 10% of Vdd below the GND.
 11. A memory cell of claim 10, wherein: the GNDL is connected directly to an NFET of the first inverter; and the GNDR is connected directly to an NFET of the second inverter.
 12. The memory cell of claim 11, wherein the first inverter and the second inverter further comprise PFETs.
 13. The memory cell of claim 11, wherein: during read access for a first bitline, the GNDR is raised above GND, by about 10% of Vdd and/or GNDL is lowered below GND by about 10% of Vdd.
 14. The memory cell of claim 11, wherein GNDL and GNDR are kept common.
 15. The memory cell of claim 10, wherein: during global reset of memory array to zero state, the GNDL is raised to Vdd to pull down CR and push up CL; during global set of memory array to one state, the GNDR is raised to Vdd to pull down the CL and push up the CR; and during global set/reset of specific columns of memory array to specific zero state and one state, the GNDL of specific columns are raised to Vdd, and the GNDR of other specific columns are raised to Vdd. 